{
  "name": "EcrioniX - Semiconductor & VLSI Engineering",
  "short_name": "EcrioniX",
  "description": "Master VLSI design, semiconductor engineering, ASIC front-end, physical design, and verification.",
  "id": "/",
  "start_url": "/?source=pwa",
  "scope": "/",
  "display": "standalone",
  "display_override": ["standalone", "minimal-ui", "browser"],
  "background_color": "#020617",
  "theme_color": "#020617",
  "orientation": "any",
  "lang": "en",
  "dir": "ltr",
  "categories": ["education", "engineering", "utilities"],
  "icons": [
    {
      "src": "/icons/icon-192x192.png",
      "sizes": "192x192",
      "type": "image/png",
      "purpose": "any"
    },
    {
      "src": "/icons/icon-512x512.png",
      "sizes": "512x512",
      "type": "image/png",
      "purpose": "any"
    },
    {
      "src": "/icons/icon-maskable-192x192.png",
      "sizes": "192x192",
      "type": "image/png",
      "purpose": "maskable"
    },
    {
      "src": "/icons/icon-maskable-512x512.png",
      "sizes": "512x512",
      "type": "image/png",
      "purpose": "maskable"
    }
  ],
  "shortcuts": [
    {
      "name": "VLSI Engineering",
      "short_name": "VLSI",
      "description": "ASIC Design, RTL, Physical Design & STA Masterclasses",
      "url": "/vlsi/?source=pwa",
      "icons": [{ "src": "/icons/icon-192x192.png", "sizes": "192x192" }]
    },
    {
      "name": "Design Verification",
      "short_name": "DV Masterclass",
      "description": "SystemVerilog & UVM Verification Masterclass",
      "url": "/vlsi/claude-for-design-verification-engineers/?source=pwa",
      "icons": [{ "src": "/icons/icon-192x192.png", "sizes": "192x192" }]
    },
    {
      "name": "Static Timing Analysis",
      "short_name": "STA Masterclass",
      "description": "AI-Assisted Static Timing Analysis",
      "url": "/vlsi/claude-for-sta-engineers/?source=pwa",
      "icons": [{ "src": "/icons/icon-192x192.png", "sizes": "192x192" }]
    },
    {
      "name": "Physical Design",
      "short_name": "PD Masterclass",
      "description": "ASIC Implementation from Floorplanning to Signoff",
      "url": "/vlsi/claude-for-physical-design-engineers/?source=pwa",
      "icons": [{ "src": "/icons/icon-192x192.png", "sizes": "192x192" }]
    }
  ]
}