DRC ensures your layout can actually be manufactured. It checks geometric constraints imposed by the foundry's lithography process.
LVS verifies that the physical layout corresponds exactly to the electrical schematic (netlist). It extracts devices (transistors, resistors) and connections from the shapes and compares them graph-to-graph.
LVS requires matching a complex netlist graph.
Coming Soon: An interactive CMOS Inverter routing challenge.