Sequential Logic Simulation
Data enters the register serially (bit-by-bit) and shifts one position to the right on every clock pulse. Data is read out serially from the last flip-flop.