Verilog problems / Fun & Games
What you must build
Judge a 3-reel slot machine spin: jackpot when all three reels match, a smaller near-miss flag when exactly two do.
Engineers use “Slot Machine Jackpot Detector” as a building block in fun & games. Interviewers ask for the same ports and the same corner cases this judge covers. Completing it in the browser is the same skill as writing synthesizable RTL at work, minus the EDA license.
jackpot=(reel1==reel2)&&(reel2==reel3);, with two_match catching the near-miss case where only some pair agrees. The easy mistake is checking only one pair (say reel1==reel2) and calling that the jackpot condition — it correctly fires when all three genuinely match, but it also fires whenever just the first two happen to match and the third is completely different, awarding a jackpot for what should only ever be a two-reel near-miss.Port contract
The judge instantiates exactly these ports. Extra ports or a different module name fail to elaborate.
| Name | Dir | Width | Description |
|---|---|---|---|
| reel1 | input | 3 | First reel's symbol (0-7) |
| reel2 | input | 3 | Second reel's symbol |
| reel3 | input | 3 | Third reel's symbol |
| jackpot | output | 1 | 1 if all three reels match |
| two_match | output | 1 | 1 if exactly two (not all three) reels match |
How to approach this kata
This is an introductory kata. Prefer a clear continuous assignment or a small combinational always block. Name the module top_module and keep the port list identical to the table — the hidden testbench instantiates that name.
Hidden tests instantiate top_module, drive the ports, and compare every sample against a golden model. They do not grade coding style. They do grade X/Z, off-by-one counters, and ignoring enables. Sign in only when you want the run saved on the leaderboard — the specification below is public.
Starter shape
Copy this skeleton into the editor (or press Reset starter). Fill the body; do not rename the module.
module top_module( input [2:0] reel1, input [2:0] reel2, input [2:0] reel3, output jackpot, output two_match ); // Your code here — jackpot if all three reels are equal; two_match if any pair matches but not all three. endmodule
Why this shows up in interviews
Slot Machine Jackpot Detector sits under Fun & Games (combinational, comparator). Concept: A true jackpot requires all three reels to agree: jackpot=(reel1==reel2)&&(reel2==reel3); , with two_match catching the near-miss case where only some pair agrees. The easy mistake is checking only one pair (say reel1==reel2 ) and calling that the jackpot condition — it correctly fires when all three genuinely match, but it also fires whenever just the first two happen to match and the third is completely different, awarding a jackpot for what should only ever be a two-reel near-miss.
A passing solution is synthesizable intent: no delays in the DUT, no initial blocks inside top_module, and no reference to testbench tasks. Use blocking assignments only in combinational always blocks; use non-blocking for registers clocked by clk.
Related problems
- Rock Paper Scissors Lizard Spock — Judge a round of the 5-way expanded rock-paper-scissors from The Big Bang Theory — each move beats exactly two of the other four, so the usual 3-way rule table isn't enough.
- Magic 8-Ball Fortune Teller — Give a "random-feeling" fortune-teller answer on every shake using a self-advancing 3-bit LFSR — a tiny, deterministic taste of pseudo-randomness in hardware.
- Hot Potato Token Passer — Pass a token around a 4-player ring every cycle until a buzzer sounds — whoever's holding it when the music stops loses, and the game freezes there.
- Reaction Game Scorer — Score a simple reflex game: a light comes on, the player presses a button, and the circuit measures how many cycles it took — flagging jumping the gun or dozing off.
FAQ
What does this problem require?
What does the Slot Machine Jackpot Detector problem ask for? Judge a 3-reel slot machine spin: jackpot when all three reels match, a smaller near-miss flag when exactly two do. Implement it as Verilog module top_module with the listed ports.
Combinational or sequential?
Is Slot Machine Jackpot Detector combinational or sequential? Tags: combinational, comparator. Follow the clock/reset ports if they appear in the table; if there is no clock, use continuous assignment or combinational always @(*).
How does the auto-grader work?
How is Slot Machine Jackpot Detector graded? A hidden SystemVerilog/Verilog testbench in the EcrioniX judge simulates your module in the browser. You pass when every directed vector matches, including the waveform contract shown on this page.