If an asynchronous reset is released (goes 1→0) exactly at the rising edge of the clock, some Flip-Flops in the chip might see the reset, while others don't.

The Reset Synchronizer ensures that while the reset is applied immediately, its removal is delayed and aligned to the clock edge.