Every Starlink satellite contains custom silicon designed to survive what would destroy a phone chip in microseconds. Cosmic rays, extreme temperature swings, and 10+ year mission lifespans demand engineering that commercial semiconductor companies never face. This is what space-grade chip design looks like.
A phone processor is optimized for Earth: room temperature, sea-level atmospheric shielding, and occasional reboot cycles. Put that same chip in low Earth orbit (LEO) and it dies within hours.
The culprit: cosmic rays. In space, high-energy particles stream through the vacuum. When one strikes a transistor, it creates a charge pulse that flips a bit in memory — a single-event upset (SEU). In LEO, an unshielded chip experiences 1000+ bit flips per day. That's not a crash — it's silent data corruption. A navigation calculation goes wrong. A signal gets misinterpreted. A satellite drifts.
A cosmic ray (usually a proton or alpha particle) carries enormous kinetic energy. When it strikes silicon, it ionizes atoms along its path, leaving a trail of charge. If this trail intersects a sensitive circuit node, the charge can flip a stored bit.
SpaceX doesn't avoid radiation — they engineer chips to tolerate it. Three main approaches:
Run the same computation in three identical copies. If one bit flips due to radiation, vote on the answer — 2 out of 3 wins. A single SEU becomes invisible. Cost: 3× area and power, but guaranteed bit-flip tolerance.
Store redundant check bits alongside data. Hamming codes, BCH codes, or LDPC codes can detect and correct bit errors. Example: a 64-bit word + 8 check bits = single error correct, double error detect (SECDED). SEU occurs → hardware detects it, corrects it on the fly.
Redesign transistor layouts to be inherently less sensitive to charge collection. Techniques include:
RHBD increases silicon area by 2–5× and power by 20–50%, but eliminates radiation sensitivity at source.
Beyond single-event upsets, radiation causes cumulative damage. Each absorbed rad (unit of radiation dose) creates permanent defects in the silicon lattice. Oxide charges build up. Transistor characteristics degrade.
| Parameter | Definition | Starlink LEO (5yr) |
|---|---|---|
| Dose rate | rad absorbed per day | ~0.5 rad/day |
| Total mission dose | sum of all rads over lifetime | ~900 rad cumulative |
| Qualification level | spec TID the chip must survive | 100 krad (100,000 rad) |
| Derating factor | safe operating point / rated max | 2–3× safety margin |
SpaceX chips are qualified to 100+ krad — meaning they survive 100,000 rad without exceeding spec limits. Starlink's 5-year mission sees only ~900 rad, leaving 99× safety margin.
Instead of buying off-the-shelf chips, SpaceX (and competitors like Blue Origin, Relativity Space) design proprietary ASICs. Why?
SpaceX's push into custom silicon validates a trend: vertical integration wins. Tesla makes custom chips for its vehicles. Apple designs its own processors. Now SpaceX designs chips for satellites.
This drives innovation:
In the next decade, expect 50+ space companies designing proprietary satellites and station-keeping hardware. The semiconductor skills gap will widen — space-grade chip design becomes a billion-dollar specialization.
Commercial chips are optimized for Earth. In space, cosmic rays cause silent bit flips (SEUs) — thousands per day. Without radiation hardening, a satellite becomes unusable in weeks.
When a cosmic ray strikes a transistor, it ionizes silicon and creates a charge pulse that flips a stored bit. This silent corruption is invisible to checksums and crashes the system gradually.
Run the same computation three times. If one copy gets corrupted by radiation, vote on the answer — 2 out of 3 is correct. Costs 3× area and power but guarantees single-bit tolerance.
Cumulative radiation damage. A chip rated for 100 krad can absorb 100,000 rads over its lifetime without exceeding specs. Starlink satellites see ~900 rad over 5 years, giving 100× safety margin.
Full control, supply chain security, cost amortization (4,400+ satellites), and performance optimization for the specific mission profile.
Related reading: How AI Chips Work · How TSMC Makes a Chip · VLSI Design Hub · RISC-V CPU